现代处理器设计=Moderm processor Design:英文|[美]谢（shen,J,P.）|清华大学出版社

[放大封面]

【相关下载】

【二手书】
本产品共有 0 册二手书出售，最低价：￥.00 [查看]

推荐图书

	AVR单片机实用C语言程序设... 作者:吴健
	单片机原理及应用作者:张水利
	单片机技术与应用实验与实... 作者:高平　主编
	51单片机C语言常用模块与... 作者:于永，戴佳，刘波　编著
	高职高专电气自动化技术专... 作者:侯伯民，陈明方，张永霞　编著
	80C51单片机原理开发与应... 作者:于晓东

用户购买本书还购买了

· 分布式系统原理与范型(第2版)

· CMOS大规模集成电路设计（英文影...

· C++完全参考手册（第4版）（影印...

· C++面向对象程序设计（第2版）

· C++ 程序设计语言（特别版）

· C#设计模式

· Birth and Death Processes and ...

· Algebraic Systems of Equations...

· ADC的动态特性

· 20世纪美国戏剧名著

金书共建·What's this?

[分类共建] ·所有未分类图书查看
本书当前分类：
计算机组织与体系结构 > 微处理器/CPU
英语阅读 > 学术论著
我觉得本书应分到此类中：

[金书WIKI]
[ 编辑 ]当前页面使本书内容更加完善

[资源共建]
·提交本书书摘 ·提交本书相关资源

现代处理器设计=Moderm processor Design:英文

您想读这本书吗？
作者： [美]谢（shen,J,P.）	出版社：清华大学出版社
译者：	丛书名：
出版日期：2007-8-30	上架日期：2007-8-1
ISBN：7302153574	页数：版次：初版
开本：16开	装帧：平装

市场价：~~￥62.00~~

贵宾会员价：￥46.50
高级会员价：￥46.50
普通会员价：￥46.50

金书豆豆(What's this?)

种一个豆豆，书价我来定！

我要种一个豆豆

【您的购物车】

购买册数：


货到付款：北京、上海、天津、广州、深圳、湖北、河南、山西、陕西、山东、四川、重庆、浙江更多查看>>

| 大封面 | 封底 | 前言 | 内容简介 | 序言 | 目录 | 作者简介 | 译者简介 | 作者序 | 译者序 |

【读者评论】

内容简介
本书是关于处理器设计的最新、最权威教材，主要论述了：（1）处理器的设计方法和原理；（2）流水线技术；（3）主存与i/o系统；（4）超标量组织与技术；（5）powerpc 620和intcl p6等示例；（6）超标量处理器设计；（7）先进的指令流技术、存储器数据流技术；（8）多线程技术等。
本书适合作为计算机及相关专业的“处理器设计”课程的教材，也是有关专业人员很有价值的参考用书。

作者简介：
　　john paul shen is the director of intel's microarchitecture research lab (mrl), providing leadership to about two-dozen highly skilled researchers located in santa clara, ca; hillsboro, or; and austin, tx. mrl is responsible for de- veloping innovative microarchitecture techniques that can potentially be used in future microprocessor products from intel. mrl researchers collaborate closely with microarchi-tects from product teams in joint advanced-development efforts. mrl frequently hosts visiting faculty and ph.d.interns and conducts joint research projects with academic research groups.
prior to joining intel in 2000, john was a professor in the electrical and computer engineering department of carnegie mellon university, where he headed up the cmu microarchitecture research team (cmuart). he has supervised a total of 16 ph.d. students during his years at cmu.seven are currently with intel, and five have faculty positions in academia. he won multiple teaching awards at cmu. he was an nsf presidential young investigator.he is an ieee fellow and has served on the program committees of isca, micro,hpca, asplos, pact, iccd, itc, and ffcs.
he has published over 100 research papers in diverse areas, including fault-tolerant computing, built-in self-test, process defect and fault analysis, concurrenterror detection, application-specific processors, performance evaluation, compila-tion for instruction-level parallelism, value locality and prediction, analytical mod-eling of superscalar processors, systematic microarchitecture test generation, per-formance simulator validation, precomputation-based prefetching, database workload analysis, and user-level helper threads.
john received his m.s. and ph.d. degrees from the university of southern california, and his b.s. degree from the university of michigan, all in electrical engineering. he attended kimball high school in royal oak, michigan. he is happily married and has three daughters. his family enjoys camping, road trips, and reading the lord of the rings.

目录
伸缩显示:

[弹出查看]

table of contents
additional resources
preface
1  processor design
　1.1  the evolution of microprocessors
　1.2  instruction set processor design
　　1.2.1　digital systems design
　　1.2.2　architecture, implementation, and realization
　　1.2.3　instruction set architecture
　　1.2.4　dynamic-static interface
　1.3  principles of processor performance
　　1.3.1　processor performance equation
　　1.3.2　processor performance optimizations
　　1.3.3　performance evaluation method
　1.4  instruction-levelparallel processing
　　1.4.1　from scalar to superscalar
　　1.4.2　limits of instruction-level parallelism
　　1.4.3　machines for instruction-level parallelism
　1.5  summary
2  pipelined processors
　2.1  pipelining fundamentals
　　2.1.1　pipelined design
　　2.1.2　arithmetic pipeline example
　　2.1.3　pipelining idealism
　　2.1.4　instruction pipelining
　2.2  pipelined processor design
　　2.2.1　balancing pipeline stages
　　2.2.2　unifying instruction types
　　2.2.3　minimizing pipeline stalls
　　2.2.4　commercial pipelined processors
　2.3  deeply pipelined processors
　2.4  summary
3  memory and l/o systems
　3.1  introduction
　3.2  computer system overview
　3.3  key concepts: latency and bandwidth
　3.4  memory hierarchy
　　3.4.1　components of a modern memory hierarchy
　　3.4.2　temporal and spatial locality
　　3.4.3　caching and cache memories
　　3.4.4　main memory
　3.5  virtual memory systems
　　3.5.1　demand paging
　　3.5.2　memory protection
　　3.5.3　page table architectures
　3.6  memory hierarchy implementation
　3.7  input/output systems
　　3.7.1　types of i/o devices
　　3.7.2　computer system busses
　　3.7.3　communication with i/o devices
　　3.7.4　interaction of i/o devices and memory hierarchy
　3.8  summary
　superscalar organization
　4.1  limitations of scalar pipelines
　　4.1.1　upper bound on scalar pipeline throughput
　　4.1.2　inefficient unification into a single pipeline
　　4.1.3　performance lost due to a rigid pipeline
　4.2  from scalar to superscalar pipelines
　　4.2.1　parallel pipelines
　　4.2.2　diversified pipelines
　　4.2.3　dynamic pipelines
　4.3  superscalar pipeline overview
　　4.3.1　instruction fetching
　　4.3.2　instruction decoding
　　4.3.3　instruction dispatching
　　4.3.4　instruction execution
　　4.3.5　instruction completion and retiring
　4.4  summary
5 superscalar techniques
　5.1  instruction flow techniques
　　5.1.1　program control flow and control dependences
　　5.1.2　performance degradation due to branches
　　5.1.3　branch prediction techniques
　　5.1.4　branch misprediction recovery
　　5.1.5　advanced branch prediction techniques
　　5.1.6　other instruction flow techniques
　5.2  register data flow techniques
　　5.2.1　register reuse and false data dependences
　　5.2.2　register renaming techniques
　　5.2.3　true data dependences and the data flow limit
    ……
6　the powerpc 620
7　intel's p6 microarchitecture
8　survey of superscalar processors
9　advanced instruction flow techniques
10　advanced register data flow techniques
11  executing multiple threads
index

伸缩显示:

[弹出查看]


	编辑荐语 [您可以向编辑推荐本书的亮点，采纳后奖励５－１０元优惠卷]（一个工作日内处理您的建议）

读者评论 w 查看本书所有书评

[发表您的书评，编辑将根据书评质量，予以相应的奖励]

(共0条)

关于我们 | 帮助 | 合作伙伴 | 我的帐户 | 图书馆 | 自考教材网 | 高校教材网
北京电话：010-68993821/88379639/88379641 邮箱：service@golden-book.com 传真：010-68990188
京ICP证060035号

专题 | 特价 | 书评 | 论坛 | 下载 | 新品 | 豆豆 | 鉴委会 | 共建 | 编辑博客 | 抢鲜预订 | 样章试读 | 名人签名 | 格子 | 播报

我的订单

关于配送

关于付款

售后服务

金书网